Abstract -Implementing monolithic DC-DC converters for low power portable applications with a standard low voltage CMOS technology leads to lower production costs and higher reliability. Moreover, it allows miniaturization by the integration of two units in the same die: the power management unit that regulates the supply voltage for the second unit, a dedicated signal processor, that performs the functions required. This paper presents original techniques that limit spikes in the internal supply voltage on a monolithic DC-DC converter, extending the use of the same technology for both units. These spikes are mainly caused by fast current variations in the path connecting the external power supply to the internal pads of the converter power block. This path includes two parasitic inductances inbuilt in bond wires and in package pins. Although these parasitic inductances present relative low values when compared with the typical external inductances of DC-DC converters, their effects can not be neglected when switching high currents at high switching frequency. The associated overvoltage frequently causes destruction, reliability problems andlor control malfunction. Different spike reduction techniques are presented and com pared. The proposed techniques were used in the design of the gate driver of a DC-DC converter included in a power management unit implemented in a standard O.35J.1m CMOS technology.
I. INTRODUCTION
T HE growing industry of portable equipment, in order to increase the level of integration, to reduce the equipment bill of materials and weight, integrates in the same die the power management unit (PMU) and the signal processor unit generally composed by analog and digital blocks, outlining a system-on-chip (SoC) [1] . The processor unit performs the functions required for the device application and the PMU regulates the supply voltage for the processor [2] .
The integration of the PMU in a SoC using a standard CMOS low voltage technology can be a design challenge even using I/O transistors (with higher voltage limits) if high currents and low cost packages (with bonding wires) are used.
In a PMU with a step-down DC-DC converter (buck), the components size of the off-chip LC filter should be small, in order to reduce print-circuit-board (PCB) area. However a reduced inductor value and a reduced capacitor value require a This research work was partially funded by the Portuguese national project: PTDC/EEA-ELC/71412/06. high switching frequency in order to maintain successful energy transference from battery (V BA T ) to the load (v aut ) .
A step down DC-DC converter, operating at high switching frequency, produces fast current variations in the path connecting the external power supply source to the internal pads. When switching off the supply current, the fast current variation produces an internal supply voltage overshoot due to the parasitic inductances inbuilt in bond wires, L BW, and in package pins, LLF, on the serial path connected with the switches [3] . Although the low values of these parasitic inductances when compared with the external inductor of the buck converter, L, their effects can not be neglected when using high switching frequency and high current since they are the main reasons for spikes on internal supply voltage, VIN. These spikes can cause overvoltage that leads to device destruction, reliability problems or malfunctions on the converter feedback control [1] , [4] [5] .
These supply voltage spikes can be reduced in resonant converters. The class of resonant converters uses extra circuitry connected to the output load (load-resonant) or connected to the switches (switch-resonant) to force a sinusoidal shape on current and voltage in the switches. Although, the design of zero current switching (ZCS) or zero voltage switching (ZVS) resonant converters main objective is the reduction of switching loss, it can also reduce supply voltage spikes. However, the extra circuitry used in resonant converters (inductances and capacitors) are more affordable for discrete realizations [6] . For monolithic CMOS realizations a hard switching converter with an alternative solution, inbuilt in the gate driver of the power switches is presented in this paper.
In hard switching converters, supply voltages spikes can be reduced via controlled current variations through the parasitic inductances in the power supply path, with a moderate switch tum-off and tum-on time [1] .
The techniques to reduce internal supply voltage spikes were used to design a gate driver for a buck converter fabricated with a O.35f.lm CMOS process. The converter input voltage range (V BA T ) is 1.8V to 4.2V and the output voltage (v aut ) is programmable in the range 1.2V to 3.8V, with a maximum output load current of 180mA. The buck converter operates in discontinuous conduction mode (DCM) or in the
C. pMOS Switching-off Detail
The simplified version of the pMOS switching-off waveforms, composed only of piecewise linear sections and without scale, are presented in Fig.2 . The following analysis assumes a null parasitic inductance (L p = 0), in order to focus on main aspects of the M p transistor switching behavioral [1] , [7] , [10] [11] . The analysis can be divided in four time frames: Before the first time frame M; transistor is fully conducting in the triode A conventional gate driver designed for fast tum-off and on times will generate low switching loss, but it requires a large silicon area. When switching off 400mA with 8ns tum-off time, the spike in V/N is approximately 0.8V, and the maximum M; source-drain voltage is IvsDimax "" 6.3V (with V HA T = 4.2V).
B. Conventional Slow Gate-Driver
A conventional M p gate driver designed for reduced supply voltage spikes can be obtained by slowing down the tum-off and on times, but it will cause significant switching losses. The tum-off time for M p becomes 15ns when designing the driver in order to limit the supply voltage spike to 0.5V when V HA T = 4.2V. The maximum M; source-drain voltage is Iv:ml max "" 5.8V (VHA T = 4.2V).
The specifications of the step-down converter designed with a standard low-voltage CMOS technology, with a maximum switching frequency of 2MHz, demanded a M p tum-off time of the conv entional fast gate-driver (about 8ns), but it also demands a maximum supply voltage spike of the conventional slow gate driver (about O.5V for V IJA T = 4.2V), in order to limit the overvoltage across M p transistor. These two specifications are get-together simultaneously at expense of silicon area, to accommodate an enhanced two slope gate driver circuit.
In order to design a two slope gate driver circuit, the switching-off of the p-channel MOS transistor must be analyzed in detail.
(1) frontier of continuous conduction mode (CCM). It is current controlled with variable switching frequency limited by Isw ::; 2MHz; the controller limits the maximum current through the external inductance to 400mA.
In Section II, a conventional gate driver circuit is analyzed during the switching period. Section III presents a two slope gate driver circuit for supply voltage spikes reduction. Enhancements of two slope gate driver circuit are presented in Section IV, with a capacitive coupling scheme. Section V compares the previously presented solutions and, finally, Section VI presents the conclusions of this work.
A. Conventional Fast Gate-Driver
Two conflict criterions can be used to design a conventional gate driver (GDRVp) to the M p switch (Fig. 1) , with distinct results regarding tum-off time, maximum supply voltage spike, switching loss and silicon area.
The above explanation states that the voltage spike on negative supply pad (PGND) is almost independent of M; tum-on time , but it is asserted by the M p tum-off time.
Theoretical electrical models for wire bonds and for device packages have been proposed in the literature with different level of accuracy depending on the application [3] , [8] [9] . In this work , a lumped resistance-inductor-capacitor (RpLpCp) parasitic model was adopted for wire bond and for package pins , but it will be represented by a parasitic inductor
In order to reduce supply voltage spikes (~v), some design alternatives to the gate driver circuit for M p switch are reported in the following sections, limiting the supply current slope. The gate driver circuit for M; switch is a conventional buffering scaling chain (DRVn), and will be kept unchanged, when reporting the alternatives for M; gate driver.
II. CONVENTIONAL GATE-DRIVER AND TRANSITOR SWITCHING BEHAVIORAL
The simplest gate driver for the MOS power devices is a conventional buffer chain with appropriate transistor scaling [2] , [7] . decrease at time frame two and ends at time frame four, which is point up by A-B dashed line waveform at Fig.2 . The A-B dashed line shows a more realistic current waveform through M p in order to define the M p cut-off time criterion: the time from VSDp = Yz'V HA T (point-A) to null drain current (point-B).
The simplified waveforms at Fig.2 were sketched assuming zero parasitic inductance in the bonding wires and package pins (L p = 0). Nevertheless, Fig. 2 shows that the major influence of those parasitic inductances occurs at time frame three, where the current through M; falls to zero and the current through the LS path (M n , D n ) increases with identical rate, causing supply voltage spikes in V/N and PGND. Some influence of the parasitic inductances will also be noticeable during time frame one, when the charge-discharge of C GS and C GD cause variations on it. In order to reduce the voltage spikes in V/N, and PGND the M p gate driver must control the current slope through the parasitic inductances.
III. TWO SLOPE GATE DRIVER
The main propose of this two slope gate-driver is to reduce time intervals one and two (Fig.2) , and to expand time interval three. Fig.3 shows the simple two slope gate-driver circuit (GDRVp) for M p • It also shows a block (LS path) representing the M; MOS switch and the respective conventional gatedriver circuit (GDRVn, Mn. D n ) .
The simple two slope circuit is composed by the three sections marked in Fig. 3 . Section one and two are identical to the conventional gate-driver circuit, with a tapering buffer chain. Section three, the last driver stage, charges or discharges the M; parasitic gate capacitors with two different current strengths.
The two slope driver uses a resistor (R u ) in series with the pull-up path that turns off M; in order to retard time frame three. This resistor is bypassed by an additional pMOS, M p2 , which allows the reduction of time frames one and two. Since, for the intended operation, M p2 must be on when M p is on (shrinking time frame one and two) and it must be off when M; is sifting to off (delaying time frame three), the gate of M p2 can be controlled by the same signal as the gate of M p • Ideally M p2 should be completely off when M p is moving from saturation region to off region (time frame three).
The same approach is illustrated in Fig. 3 (M n2 and R D ) for the control of M; tum-on time.
IV. ENHANCED TWO SLOPE GATE DRIVER
Lower voltage spikes with maximum supply voltage (V BA 7 ) can be obtained using capacitor coupling techniques superimposed to the two slope gate driver circuit. Fig. 4 shows three different useful capacitor couplings. Each of these solutions can be used independently and their effects will be explained separately.
FigA shows the gate-driver of Fig.3 (GDRVp), with additional sub-circuits in section three . The added sub-circuits are inside the dashed lines and they only modify the gatedriver behavior during the switching transitions. When the node gp is at low state, the M p switch is closed, the output of I X3 inverter is at high state and C 2 capacitor is charged . The M; switch opening process begins by raising the gp node voltage from zero toward V/N. The gp node voltage increases by charging-discharging all parasitic capacitors connected to it, and also by discharging C 2 capacitor.
A. PGND coupling (CJ
After a rising edge of node gp (with a delay defined by I X2 and I X3 propagation delays), the output of I X3 perform a fast H-L transition, slowing down the voltage increase at gp node. Ideally, this transition occurs when M; source-to-gate voltage . • . . . . . . •.. .. .. . . . . .. . .. . .• 
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C. LXfeedback coupling (C 3 )
Alternatively , the reduction of supply voltage spikes by capacitive coupling can be achieved by adding the inverters is decreasing from Miller plateau level to the threshold level ( Fig.2) , reducing M; high current slope and therefore the undesired voltage spikes. The same sub-circuit produces a coupling scheme during the M; tum-on process. In this case the gp voltage decreasing rate is slowed down when the output of IX"J inverter performs an L-H transition.
The coupling strength introduced by C 2 can be different at the M; tum-on and off. This difference can be achieved by designing the inverter IX"J H-L transition time different from the L-H transition time. In and 1 Y2 and capacitor C 3 (Fig.4) . The inverter In input is node LX (Fig. I) .
The sensing in this coupling scheme takes advantage of the fact that a fast current decrease on M; switch is automatically compensated by a symmetrical current increase on the low side path in order to maintain the external current (h) . Fig.2 waveforms show that the LX node voltage decreases quickly from V /N to a negative value as soon as the M p drain current begins to decrease. This H-L voltage variation at LX node propagates through In and 1 Y2 and is applied to C 3 • A fast H-L transition at 1r2 output slows down the increase rate at gp node. Similarly to the gp delay coupling described before, the LX feedback coupling scheme also works during the M p tum-on process.
The similarity of LX feedback coupling and gp delay coupling schemes is obvious. However, the LX feedback coupling scheme, as described, can lead to circuit instability. When both power switches are off, the voltage in node LX has two components: I) an average DC value of Vout and 2) a sinusoidal oscillation with decaying amplitude. The second component is the underdamped response of the external inductor in series with the high resistance of the open switches (RDS(ofJ) ) and the parasitic capacitors in node LX. The oscillation at I Y2 output, propagated through C 3 to M; and to the LX node, introduces positive feedback that can maintain the oscillation. Table-I shows that a significant reduction on the maximum supply voltage spike can be achieved at the expense of gatedriver silicon area. The enhanced two slope gate-driver circuit with gp delay coupling presents low voltage spikes (Iilvlmax) as the conventional slow gate-driver and a M; tum-off time (toff) identical to the conventional fast gate-driver. The superior performance of the two slope enhanced gate-driver costs a significant silicon area overhead when compared to the conventional gate-driver. Although the area overhead, the enhanced two slope gate-driver circuits is a suitable solution when a low voltage CMOS technology is used to design high switching frequency, high current, DC-DC step-down converters.
V. RESULTS
The gate-driver with PGND coupling, for a similar voltage spike value, is able to tum-off M; much faster and with lower losses. PGND coupling is less sensible to battery voltage (V BA T ) , which can be an advantage over the gp delay coupling.
VI. CONCLUSIONS
The design space of a gate-driver circuit for the HS MOS switch was addressed, with the objective to minimize supply voltages spikes due to the parasitic bonding wire and package pins inductances.
An original gate-driver circuit topology labeled two-slope gate-driver was proposed with three capacitor coupling optimizations. The proposed gate drives, for similar supply voltage spikes, presents faster tum-off times and significantly lower losses. Although the proposed drivers exhibit higher area overhead than conventional drivers, their use can be a suitable solution when low voltage CMOS technologies are used to design high current, high frequency, DC-DC converters.
LX capacitive coupling is the solution less sensitive to the operating conditions (VBAl' v out ) but can lead to an unstable behavior. This solution will be addressed in future works.
